Sciweavers

2778 search results - page 517 / 556
» Reuse Technique in Hardware Design
Sort
View
SIGGRAPH
1998
ACM
14 years 20 days ago
Multiple Viewpoint Rendering
This paper presents an algorithm for rendering a static scene from multiple perspectives. While most current computer graphics algorithms render scenes as they appear from a singl...
Michael Halle
HASE
1997
IEEE
14 years 20 days ago
ReSoFT: A Reusable Testbed for Development and Evaluation of Software Fault-Tolerant Systems
The Reusable Software Fault Tolerance Testbed ReSoFT was developed to facilitate the development and evaluation of high-assurance systems that require tolerance of both hardware...
Kam S. Tso, Eltefaat Shokri, Roger J. Dziegiel Jr.
DAC
1997
ACM
14 years 19 days ago
Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures
—Many application-specific architectures provide indirect addressing modes with auto-increment/decrement arithmetic. Since these architectures generally do not feature an indexe...
Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas
DELTA
2004
IEEE
14 years 5 days ago
Scan Test of IP Cores in an ATE Environment
Manufacturing test of chips made of multiple IP cores requires different techniques if ATE is used. As scan chains are commonly used as access paths to the DUT, ATE architectures ...
Luca Schiano, Yong-Bin Kim, Fabrizio Lombardi
EEE
2004
IEEE
14 years 5 days ago
Secure Online Examination Architecture Based on Distributed Firewall
Online (Web-based) examination is an effective solution for mass education evaluation. However, due to the incomplete of network security, students can communicate with each other...
Chi-Chien Pan, Kai-Hsiang Yang, Tzao-Lin Lee