Sciweavers

2227 search results - page 250 / 446
» Reversibility and Models for Concurrency
Sort
View
ACMMSP
2006
ACM
250views Hardware» more  ACMMSP 2006»
14 years 4 months ago
What do high-level memory models mean for transactions?
Many people have proposed adding transactions, or atomic blocks, to type-safe high-level programming languages. However, researchers have not considered the semantics of transacti...
Dan Grossman, Jeremy Manson, William Pugh
INFOCOM
2005
IEEE
14 years 4 months ago
An analytic framework for modeling peer to peer networks
Abstract—This paper presents an analytic framework to evaluate the performance of peer to peer (P2P) networks. Using the time to download or replicate an arbitrary file as the m...
Krishna K. Ramachandran, Biplab Sikdar
FPL
2009
Springer
172views Hardware» more  FPL 2009»
14 years 3 months ago
Performance comparison of single-precision SPICE Model-Evaluation on FPGA, GPU, Cell, and multi-core processors
Automated code generation and performance tuning techniques for concurrent architectures such as GPUs, Cell and FPGAs can provide integer factor speedups over multi-core processor...
Nachiket Kapre, André DeHon
SCCC
1999
IEEE
14 years 3 months ago
Safe-Threads: A New Model for Object-Oriented Multi-Threaded Languages
Threads have been present in programming languages for some time now. However, they have a bad image among software developers because they lead to unreliable applications. Most o...
Luis Mateu, José M. Piquer
DEXA
1998
Springer
90views Database» more  DEXA 1998»
14 years 3 months ago
On the Correctness of a Transaction Model for Mobile Computing
We discuss and prove the correctness of a transaction model for mobile computing. In our transaction model, we incorporate a prewrite operation (before a write) which does not upda...
Sanjay Kumar Madria, Bharat K. Bhargava