Sciweavers

303 search results - page 42 / 61
» Run-time Optimization for Pipelined Systems
Sort
View
123
Voted
FPGA
2009
ACM
343views FPGA» more  FPGA 2009»
15 years 10 months ago
Fpga-based face detection system using Haar classifiers
This paper presents a hardware architecture for face detection based system on AdaBoost algorithm using Haar features. We describe the hardware design techniques including image s...
Junguk Cho, Shahnam Mirzaei, Jason Oberg, Ryan Kas...
110
Voted
ICCAD
2006
IEEE
124views Hardware» more  ICCAD 2006»
16 years 17 days ago
Robust system level design with analog platforms
An approach to robust system level mixed signal design is presented based on analog platforms. The bottom-up characterization phase of platform components provides accurate perfor...
Fernando De Bernardinis, Pierluigi Nuzzo, Alberto ...
134
Voted
HPCA
2000
IEEE
15 years 8 months ago
Design of a Parallel Vector Access Unit for SDRAM Memory Systems
We are attacking the memory bottleneck by building a “smart” memory controller that improves effective memory bandwidth, bus utilization, and cache efficiency by letting appl...
Binu K. Mathew, Sally A. McKee, John B. Carter, Al...
125
Voted
ISVLSI
2002
IEEE
89views VLSI» more  ISVLSI 2002»
15 years 8 months ago
Speedup of Self-Timed Digital Systems Using Early Completion
An Early Completion technique is developed to significantly increase the throughput of NULL Convention self-timed digital systems without impacting latency or compromising their s...
Scott C. Smith
123
Voted
ISVC
2009
Springer
15 years 10 months ago
LightShop: An Interactive Lighting System Incorporating the 2D Image Editing Paradigm
Lighting is a fundamental and important process in the 3D animation pipeline. Conventional lighting workflow is time-consuming and labor-intensive. A user must fiddle with a rang...
Younghui Kim, Junyong Noh