Sciweavers

317 search results - page 60 / 64
» Scalable high performance main memory system using phase-cha...
Sort
View
ASPLOS
1998
ACM
13 years 12 months ago
Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine
Advances in VLSI technology will enable chips with over a billion transistors within the next decade. Unfortunately, the centralized-resource architectures of modern microprocesso...
Walter Lee, Rajeev Barua, Matthew Frank, Devabhakt...
PDP
2010
IEEE
14 years 2 months ago
SLA-driven Elastic Cloud Hosting Provider
—It is clear that Cloud computing is and will be a sea change for the Information Technology by changing the way in which both software and hardware are designed and purchased. I...
Josep Oriol Fito, Iñigo Goiri, Jordi Guitar...
SIGIR
2006
ACM
14 years 1 months ago
Hybrid index maintenance for growing text collections
We present a new family of hybrid index maintenance strategies to be used in on-line index construction for monotonically growing text collections. These new strategies improve up...
Stefan Büttcher, Charles L. A. Clarke, Brad L...
RSP
2007
IEEE
143views Control Systems» more  RSP 2007»
14 years 1 months ago
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the “design crisis” (gap between silicon technology and actual SoC design capacity) and ...
Ewerson Carvalho, Ney Calazans, Fernando Moraes
ICCS
2003
Springer
14 years 26 days ago
Method Call Acceleration in Embedded Java Virtual Machines
Object oriented languages, in particular Java, use a frequent dynamic dispatch mechanism to search for the definition of an invoked method. A method could be defined in more than...
Mourad Debbabi, M. M. Erhioui, Lamia Ketari, Nadia...