Sciweavers

521 search results - page 15 / 105
» Scaling Soft Processor Systems
Sort
View
RTSS
2003
IEEE
14 years 24 days ago
A Dynamic Voltage Scaling Algorithm for Sporadic Tasks
Dynamic voltage scaling (DVS) algorithms save energy by scaling down the processor frequency when the processor is not fully loaded. Many algorithms have been proposed for periodi...
Ala' Qadi, Steve Goddard, Shane Farritor
RTSS
2006
IEEE
14 years 1 months ago
Distributed Utilization Control for Real-Time Clusters with Load Balancing
Recent years have seen rapid growth of online services that rely on large-scale server clusters to handle high volume of requests. Such clusters must adaptively control the CPU ut...
Yong Fu, Hongan Wang, Chenyang Lu, Ramu Sharat Cha...
HPCA
2009
IEEE
14 years 2 months ago
Soft error vulnerability aware process variation mitigation
As transistor process technology approaches the nanometer scale, process variation significantly affects the design and optimization of high performance microprocessors. Prior stu...
Xin Fu, Tao Li, José A. B. Fortes
LCTRTS
2009
Springer
14 years 2 months ago
A compiler optimization to reduce soft errors in register files
Register file (RF) is extremely vulnerable to soft errors, and traditional redundancy based schemes to protect the RF are prohibitive not only because RF is often in the timing c...
Jongeun Lee, Aviral Shrivastava
IISWC
2006
IEEE
14 years 1 months ago
Characterization of Scientific Workloads on Systems with Multi-Core Processors
Multi-core processors are planned for virtually all next-generation HPC systems. In a preliminary evaluation of AMD Opteron Dual-Core processor systems, we investigated the scaling...
Sadaf R. Alam, Richard F. Barrett, Jeffery A. Kueh...