Sciweavers

173 search results - page 23 / 35
» Scan Architecture With Align-Encode
Sort
View
ITC
1999
IEEE
78views Hardware» more  ITC 1999»
14 years 26 days ago
Minimized power consumption for scan-based BIST
Power consumption of digital systems may increase significantly during testing. In this paper, systems equipped with a scan-based built-in self-test like the STUMPS architecture a...
Stefan Gerstendörfer, Hans-Joachim Wunderlich
3DIM
2003
IEEE
14 years 7 days ago
Automatic Model Refinement for 3D Reconstruction with Mobile Robots
Precise digital 3D models of indoor environments are needed in several applications, e.g., facility management, architecture, rescue and inspection robotics. This paper presents a...
Andreas Nüchter, Hartmut Surmann, Joachim Her...
CHI
2008
ACM
13 years 10 months ago
Social networking 2.0
In this paper we describe the development of a platform that enables us to systematically study online social networks alongside their real-world counterparts. Our system, entitle...
Vassilis Kostakos
DT
2002
67views more  DT 2002»
13 years 8 months ago
A Retargetable Embedded In-Circuit Emulation Module for Microprocessors
This article presents an in-circuit emulation (ICE) module that can be embedded with a microprocessr core. The ICE module, based on the IEEE 1149.1 JTAG architecture, supports typ...
Ing-Jer Huang, Chung-Fu Kao, Hsin-Ming Chen, Ching...
NOCS
2007
IEEE
14 years 2 months ago
Transaction-Based Communication-Centric Debug
Abstract— The behaviour of systems on chip (SOC) is complex because they contain multiple processors that interact through concurrent interconnects, such as networks on chip (NOC...
Kees Goossens, Bart Vermeulen, Remco van Steeden, ...