Sciweavers

1263 search results - page 136 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
ASAP
2006
IEEE
130views Hardware» more  ASAP 2006»
14 years 3 months ago
Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip
Data-Pipelining is a widely used model to represent streaming applications. Incremental decomposition and optimization of a data-pipelining application onto a multi-processor plat...
Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, ...
EDOC
2008
IEEE
14 years 3 months ago
On Creating Industry-Wide Reference Architectures
Many industries have been developing e-business standards to improve business-to-business interoperability on a mass scale. Most such standards are composed of business data model...
Liming Zhu, Mark Staples, Vladimir Tosic
MSS
2005
IEEE
106views Hardware» more  MSS 2005»
14 years 2 months ago
An Architecture for Lifecycle Management in Very Large File Systems
We present a policy-based architecture STEPS for lifecycle management (LCM) in a mass scale distributed file system. The STEPS architecture is designed in the context of IBM’s ...
Akshat Verma, David Pease, Upendra Sharma, Marc Ka...
SCOPES
2004
Springer
14 years 2 months ago
DSP Code Generation with Optimized Data Word-Length Selection
Digital signal processing applications are implemented in embedded systems with fixed-point arithmetic to minimize the cost and the power consumption. To reduce the application ti...
Daniel Menard, Olivier Sentieys
FPL
2005
Springer
125views Hardware» more  FPL 2005»
14 years 2 months ago
Low-Cost Fully Reconfigurable Data-Path for FPGA-Based Multimedia Processor
This paper describes novel data-path architecture for FPGA-based multimedia processors. The proposed circuit can adapt itself at run-time to different operations and data wordleng...
Marco Lanuzza, Stefania Perri, Martin Margala, Pas...