Sciweavers

1263 search results - page 19 / 253
» Scatter-Add in Data Parallel Architectures
Sort
View
ASAP
2011
IEEE
247views Hardware» more  ASAP 2011»
12 years 7 months ago
High-throughput Contention-Free concurrent interleaver architecture for multi-standard turbo decoder
—To meet the higher data rate requirement of emerging wireless communication technology, numerous parallel turbo decoder architectures have been developed. However, the interleav...
Guohui Wang, Yang Sun, Joseph R. Cavallaro, Yuanbi...
ICDE
2010
IEEE
224views Database» more  ICDE 2010»
13 years 8 months ago
Partitioning real-time ETL workflows
—Many organizations are aiming to move away from traditional batch processing ETL to real-time ETL (RT-ETL). This move is motivated by a need to analyze and take decisions on as ...
Alkis Simitsis, Chetan Gupta, Song Wang, Umeshwar ...
ASAP
2008
IEEE
161views Hardware» more  ASAP 2008»
13 years 9 months ago
Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
In this paper, we propose a novel multi-code turbo decoder architecture for 4G wireless systems. To support various 4G standards, a configurable multi-mode MAP (maximum a posterio...
Yang Sun, Yuming Zhu, Manish Goel, Joseph R. Caval...
EUROPAR
2008
Springer
13 years 9 months ago
Parallel Lattice Boltzmann Flow Simulation on Emerging Multi-core Platforms
Abstract. A parallel Lattice Boltzmann Method (pLBM), which is based on hierarchical spatial decomposition, is designed to perform large-scale flow simulations. The algorithm uses ...
Liu Peng, Ken-ichi Nomura, Takehiro Oyakawa, Rajiv...
ICPPW
2003
IEEE
14 years 1 months ago
Parallelization of Cellular Neural Networks for Image Processing on Cluster Architectures
In this paper a simple but effective approach for parallelization of cellular neural networks for image processing is developed. Digital gray-scale images were used to evaluate th...
Thomas Weishäupl, Erich Schikuta