Sciweavers

128 search results - page 12 / 26
» Scenario-Based Generation and Evaluation of Software Archite...
Sort
View
AHS
2007
IEEE
215views Hardware» more  AHS 2007»
13 years 8 months ago
Online Evolution for a High-Speed Image Recognition System Implemented On a Virtex-II Pro FPGA
Online incremental evolution for a complex high-speed pattern recognition architecture has been implemented on a Xilinx Virtex-II Pro FPGA. The fitness evaluation module is entir...
Kyrre Glette, Jim Torresen, Moritoshi Yasunaga
CGO
2010
IEEE
14 years 2 months ago
Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bi
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
Tobias J. K. Edler von Koch, Igor Böhm, Bj&ou...
COMSWARE
2008
IEEE
14 years 2 months ago
A reality check on sip-based streaming applications on the next generation mobile test network
— The telecom and the internet world is converging towards all-IP network architecture and the operators are keen to provide innovative multimedia services coupled with advanced ...
Chitra Balakrishna, Khalid Al-Begain
EUROSYS
2007
ACM
14 years 5 months ago
Sealing OS processes to improve dependability and safety
In most modern operating systems, a process is a -protected abstraction for isolating code and data. This protection, however, is selective. Many common mechanisms—dynamic code ...
Galen C. Hunt, Mark Aiken, Manuel Fähndrich, ...
ASPLOS
2009
ACM
14 years 8 months ago
Understanding software approaches for GPGPU reliability
Even though graphics processors (GPUs) are becoming increasingly popular for general purpose computing, current (and likely near future) generations of GPUs do not provide hardwar...
Martin Dimitrov, Mike Mantor, Huiyang Zhou