Sciweavers

1210 search results - page 65 / 242
» Secure Logic Synthesis
Sort
View
ITC
1997
IEEE
80views Hardware» more  ITC 1997»
14 years 2 months ago
Scan Synthesis for One-Hot Signals
Tri-state buses and pass transistor logic are used in many complex applications to achieve high performance and small area. Such circuits often contain logic requiring one-hot sig...
Subhasish Mitra, LaNae J. Avra, Edward J. McCluske...
EURODAC
1994
IEEE
129views VHDL» more  EURODAC 1994»
14 years 2 months ago
A general state graph transformation framework for asynchronous synthesis
Abstract -- A general framework for synthesis of asynchronous control circuits at the state graph level is proposed. The framework can consider both concurrency reduction as well a...
Bill Lin, Chantal Ykman-Couvreur, Peter Vanbekberg...
HICSS
2011
IEEE
190views Biometrics» more  HICSS 2011»
13 years 1 months ago
Validating Cyber Security Requirements: A Case Study
Vulnerabilities in a system may have widely varying impacts on system security. In practice, security should not be defined as the absence of vulnerabilities. In practice, securit...
Robert K. Abercrombie, Frederick T. Sheldon, Ali M...
ICCAD
2003
IEEE
129views Hardware» more  ICCAD 2003»
14 years 7 months ago
ILP Models for the Synthesis of Asynchronous Control Circuits
A new technique for the logic synthesis of asynchronous circuits is presented. It is based on the structural theory of Petri nets and integer linear programming. The technique is ...
Josep Carmona, Jordi Cortadella
DAC
1996
ACM
14 years 2 months ago
POSE: Power Optimization and Synthesis Environment
Recent trends in the semiconductor industry have resulted in an increasing demand for low power circuits. POSE is a step in providing the EDA community and academia with an enviro...
Sasan Iman, Massoud Pedram