Sciweavers

1210 search results - page 68 / 242
» Secure Logic Synthesis
Sort
View
ICTAC
2005
Springer
14 years 3 months ago
A Rewriting Logic Sampler
Rewriting logic is a simple computational logic very well suited as a semantic framework within which many different models of computation, systems and languages can be naturally ...
José Meseguer
IJCAI
2003
13 years 11 months ago
Keys, Nominals, and Concrete Domains
Many description logics (DLs) combine knowledge tation on an abstract, logical level with an interface to “concrete” domains such as numbers and strings. We propose to extend ...
Carsten Lutz, Carlos Areces, Ian Horrocks, Ulrike ...
DATE
2005
IEEE
109views Hardware» more  DATE 2005»
14 years 3 months ago
Design Method for Constant Power Consumption of Differential Logic Circuits
Side channel attacks are a major security concern for smart cards and other embedded devices. They analyze the variations on the power consumption to find the secret key of the en...
Kris Tiri, Ingrid Verbauwhede
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
14 years 7 months ago
Clustering for processing rate optimization
Clustering (or partitioning) is a crucial step between logic synthesis and physical design in the layout of a large scale design. A design verified at the logic synthesis level m...
Chuan Lin, Jia Wang, Hai Zhou
DATE
2002
IEEE
206views Hardware» more  DATE 2002»
14 years 3 months ago
Accurate Area and Delay Estimators for FPGAs
We present an area and delay estimator in the context of a compiler that takes in high level signal and image processing applications described in MATLAB and performs automatic de...
Anshuman Nayak, Malay Haldar, Alok N. Choudhary, P...