Sciweavers

605 search results - page 84 / 121
» Self-Timed Architecture of a Reduced Instruction Set Compute...
Sort
View
IEEEPACT
1998
IEEE
14 years 22 days ago
Static Methods in Hybrid Branch Prediction
Hybrid branch predictors combine the predictions of multiple single-level or two-level branch predictors. The prediction-combining hardware -- the "meta-predictor" -may ...
Dirk Grunwald, Donald C. Lindsay, Benjamin G. Zorn
FPL
2009
Springer
117views Hardware» more  FPL 2009»
14 years 1 months ago
Data parallel FPGA workloads: Software versus hardware
Commercial soft processors are unable to effectively exploit the data parallelism present in many embedded systems workloads, requiring FPGA designers to exploit it (laboriously) ...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...
CVPR
2012
IEEE
11 years 11 months ago
Discovering and exploiting 3D symmetries in structure from motion
Many architectural scenes contain symmetric or repeated structures, which can generate erroneous image correspondences during structure from motion (Sfm) computation. Prior work h...
Andrea Cohen, Christopher Zach, Sudipta N. Sinha, ...
SP
2009
IEEE
144views Security Privacy» more  SP 2009»
14 years 3 months ago
Native Client: A Sandbox for Portable, Untrusted x86 Native Code
This paper describes the design, implementation and evaluation of Native Client, a sandbox for untrusted x86 native code. Native Client aims to give browser-based applications the...
Bennet Yee, David Sehr, Gregory Dardyk, J. Bradley...
ASAP
2005
IEEE
96views Hardware» more  ASAP 2005»
14 years 2 months ago
On-Chip Lookup Tables for Fast Symmetric-Key Encryption
On public communication networks such as the Internet, data confidentiality can be provided by symmetric-key ciphers. One of the most common operations used in symmetric-key ciphe...
A. Murat Fiskiran, Ruby B. Lee