Sciweavers

2414 search results - page 294 / 483
» Server-Level Power Control
Sort
View
94
Voted
SIGCSE
2008
ACM
92views Education» more  SIGCSE 2008»
15 years 2 months ago
Patterns for programming in parallel, pedagogically
Pipeline, Delta, and Black Hole are three simple patterns used in concurrent software design. We recently presented these and other patterns for parallelism at a nine-hour worksho...
Matthew C. Jadud, Jon Simpson, Christian L. Jacobs...
116
Voted
DAC
2009
ACM
16 years 3 months ago
Process variation characterization of chip-level multiprocessors
Within-die variation in leakage power consumption is substantial and increasing for chip-level multiprocessors (CMPs) and multiprocessor systems-on-chip. Dealing with this problem...
Lide Zhang, Lan S. Bai, Robert P. Dick, Li Shang, ...
142
Voted
VLSID
2007
IEEE
210views VLSI» more  VLSID 2007»
16 years 2 months ago
Dynamically Optimizing FPGA Applications by Monitoring Temperature and Workloads
In the past, Field Programmable Gate Array (FPGA) circuits only contained a limited amount of logic and operated at a low frequency. Few applications running on FPGAs consumed exc...
Phillip H. Jones, Young H. Cho, John W. Lockwood
ICCAD
2006
IEEE
103views Hardware» more  ICCAD 2006»
15 years 11 months ago
A statistical framework for post-silicon tuning through body bias clustering
Adaptive body biasing (ABB) is a powerful technique that allows post-silicon tuning of individual manufactured dies such that each die optimally meets the delay and power constrai...
Sarvesh H. Kulkarni, Dennis Sylvester, David Blaau...
SIGMETRICS
2005
ACM
120views Hardware» more  SIGMETRICS 2005»
15 years 8 months ago
Managing server energy and operational costs in hosting centers
The growing cost of tuning and managing computer systems is leading to out-sourcing of commercial services to hosting centers. These centers provision thousands of dense servers w...
Yiyu Chen, Amitayu Das, Wubi Qin, Anand Sivasubram...