Sciweavers

1406 search results - page 190 / 282
» Software trace cache
Sort
View
POPL
2010
ACM
14 years 7 months ago
Verified just-in-time compiler on x86
This paper presents a method for creating formally correct just-intime (JIT) compilers. The tractability of our approach is demonstrated through, what we believe is the first, ver...
Magnus O. Myreen
ICPP
2009
IEEE
14 years 4 months ago
Mapping the FDTD Application to Many-Core Chip Architectures
—This paper reports a study of mapping the Finite Difference Time Domain (FDTD) application to the IBM Cyclops64 (C64) many-core chip architecture [1]. C64 is chosen for this stu...
Daniel Orozco, Guang R. Gao
ISPAN
2008
IEEE
14 years 4 months ago
A Taxonomy of Data Prefetching Mechanisms
Data prefetching has been considered an effective way to mask data access latency caused by cache misses and to bridge the performance gap between processor and memory. With hardw...
Surendra Byna, Yong Chen, Xian-He Sun
ICCS
2005
Springer
14 years 3 months ago
Dynamic Memory Management in the Loci Framework
Abstract. Resource management is a critical concern in high-performance computing software. While management of processing resources to increase performance is the most critical, e...
Yang Zhang, Edward A. Luke
ESA
2004
Springer
166views Algorithms» more  ESA 2004»
14 years 3 months ago
Super Scalar Sample Sort
Sample sort, a generalization of quicksort that partitions the input into many pieces, is known as the best practical comparison based sorting algorithm for distributed memory para...
Peter Sanders, Sebastian Winkel