Sciweavers

2020 search results - page 375 / 404
» Speeding up Slicing
Sort
View
FCCM
2004
IEEE
130views VLSI» more  FCCM 2004»
14 years 13 days ago
Hyperreconfigurable Architectures for Fast Run Time Reconfiguration
Dynamically reconfigurable architectures or systems are able to reconfigure their function and/or structure to suit changing needs of a computation during run time. The increasing...
Sebastian Lange, Martin Middendorf
FCCM
2004
IEEE
118views VLSI» more  FCCM 2004»
14 years 13 days ago
Virtual Memory Window for a Portable Reconfigurable Cryptography Coprocessor
Reconfigurable System-on-Chip (SoC) platforms that incorporate hard-core processors surrounded by large amounts of FPGA are today commodities: the reconfigurable logic is often us...
Miljan Vuletic, Laura Pozzi, Paolo Ienne
FGR
2004
IEEE
132views Biometrics» more  FGR 2004»
14 years 13 days ago
Expand Training Set for Face Detection by GA Re-sampling
Data collection for both training and testing a classifier is a tedious but essential step towards face detection and recognition. All of the statistical methods suffer from this ...
Jie Chen, Xilin Chen, Wen Gao
EDBTW
2006
Springer
14 years 11 days ago
Spatio-temporal Aggregates over Streaming Geospatial Image Data
Geospatial image data obtained by satellites and aircraft are increasingly important to a wide range of applications, such as disaster management, climatology, and environmental m...
Jie Zhang
CASES
2001
ACM
14 years 10 days ago
A system-on-a-chip lock cache with task preemption support
Intertask/interprocess synchronization overheads may be significant in a multiprocessor-shared memory System-on-a-Chip implementation. These overheads are observed in terms of loc...
Bilge Saglam Akgul, Jaehwan Lee, Vincent John Moon...