Sciweavers

390 search results - page 60 / 78
» State of the art in testing components
Sort
View
IPSN
2007
Springer
14 years 1 months ago
A compact, high-speed, wearable sensor network for biomotion capture and interactive media
In this paper, we present a wireless sensor platform designed for processing multipoint human motion with low latency and high resolution. One application considered here is inter...
Ryan Aylward, Joseph A. Paradiso
ENTCS
2006
97views more  ENTCS 2006»
13 years 7 months ago
VyrdMC: Driving Runtime Refinement Checking with Model Checkers
This paper presents VyrdMC, a runtime verification tool we are building for concurrent software components. The correctness criterion checked by VyrdMC is refinement: Each executi...
Tayfun Elmas, Serdar Tasiran
VTS
2006
IEEE
122views Hardware» more  VTS 2006»
14 years 1 months ago
Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions
We tackle the problem of fault-free assumptions in current PLB and interconnect built-in-self-test (BIST) techniques for FPGAs. These assumptions were made in order to develop stro...
Vishal Suthar, Shantanu Dutt
KBSE
2005
IEEE
14 years 1 months ago
Automated replay and failure detection for web applications
User-session-based testing of web applications gathers user sessions to create and continually update test suites based on real user input in the field. To support this approach ...
Sara Sprenkle, Emily Gibson, Sreedevi Sampath, Lor...
SOSP
2007
ACM
14 years 4 months ago
Attested append-only memory: making adversaries stick to their word
Researchers have made great strides in improving the fault tolerance of both centralized and replicated systems against arbitrary (Byzantine) faults. However, there are hard limit...
Byung-Gon Chun, Petros Maniatis, Scott Shenker, Jo...