Sciweavers
Explore
Publications
Books
Software
Tutorials
Presentations
Lectures Notes
Datasets
Labs
Conferences
Community
Upcoming
Conferences
Top Ranked Papers
Most Viewed Conferences
Conferences by Acronym
Conferences by Subject
Conferences by Year
Tools
PDF Tools
Image Tools
Text Tools
OCR Tools
Symbol and Emoji Tools
On-screen Keyboard
Latex Math Equation to Image
Smart IPA Phonetic Keyboard
Community
Sciweavers
About
Terms of Use
Privacy Policy
Cookies
11
search results - page 3 / 3
»
Synthesizing Iterative Functions into Delay-Insensitive Tree...
Sort
relevance
views
votes
recent
update
View
thumb
title
117
click to vote
ITC
1995
IEEE
104
views
Hardware
»
more
ITC 1995
»
Synthesis of Mapping Logic for Generating Transformed Pseudo-Random Patterns for BIST
15 years 6 months ago
Download
www-crc.stanford.edu
During built-in self-test (BIST), the set of patterns generated by a pseudo-random pattern generator may not provide a sufficiently high fault coverage. This paper presents a new ...
Nur A. Touba, Edward J. McCluskey
claim paper
Read More »
« Prev
« First
page 3 / 3
Last »
Next »