Sciweavers

12333 search results - page 49 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
CODES
2006
IEEE
14 years 3 months ago
Yield prediction for architecture exploration in nanometer technology nodes: : a model and case study for memory organizations
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
Antonis Papanikolaou, T. Grabner, Miguel Miranda, ...
IFIP
2010
Springer
13 years 4 months ago
A Mixed Level Simulation Environment for Stepwise RTOS Software Refinement
Abstract. In this article, we present a flexible simulation environment for embedded real-time software refinement by a mixed level cosimulation. For this, ne the native speed of a...
Markus Becker, Henning Zabel, Wolfgang Müller...
EUROMICRO
1999
IEEE
14 years 1 months ago
Design Space Exploration in System Level Synthesis under Memory Constraints
This paper addresses the problem of component selection, task assignment and task scheduling for distributed embedded computer systems. Such systems have a large number of constra...
Radoslaw Szymanek, Krzysztof Kuchcinski
APSEC
2005
IEEE
14 years 2 months ago
Architectural Style - Based Modeling and Simulation of Complex Software Systems
The design and development of complex software systems is a difficult task, and it is not easy to ensure the quality of a developed software. The paper presents an architectural ...
Ping Guo, Gregor Engels, Reiko Heckel
TOOLS
2009
IEEE
14 years 4 months ago
PyGirl: Generating Whole-System VMs from High-Level Prototypes Using PyPy
Abstract. Virtual machines (VMs) emulating hardware devices are generally implemented in low-level languages for performance reasons. This results in unmaintainable systems that ar...
Camillo Bruni, Toon Verwaest