Sciweavers

12333 search results - page 65 / 2467
» System Level Modelling for Hardware Software Systems
Sort
View
CODES
2006
IEEE
14 years 3 months ago
Creation and utilization of a virtual platform for embedded software optimization: : an industrial case study
Virtual platform (ViP), or ESL (Electronic System Level) simulation model, is one of the most widely renowned system level design techniques. In this paper, we present a case stud...
Sungpack Hong, Sungjoo Yoo, Sheayun Lee, Sangwoo L...
ECBS
2003
IEEE
105views Hardware» more  ECBS 2003»
14 years 2 months ago
Panel: Extending UML from Software to Systems Engineering
“The Unified Modeling Language (UML) is a graphical language for visualizing, specifying, constructing, and documenting the artifacts of a softwareintensive system” [1]. This ...
Stephanie White, Murray Cantor, Sanford Friedentha...
SAFECOMP
2005
Springer
14 years 2 months ago
Are High-Level Languages Suitable for Robust Telecoms Software?
In the telecommunications sector product development must minimise time to market while delivering high levels of dependability, availability, maintainability and scalability. High...
Jan Henry Nyström, Philip W. Trinder, David J...
IPPS
2010
IEEE
13 years 6 months ago
Efficient hardware support for the Partitioned Global Address Space
We present a novel architecture of a communication engine for non-coherent distributed shared memory systems. The shared memory is composed by a set of nodes exporting their memory...
Holger Fröning, Heiner Litz
RTSS
1999
IEEE
14 years 1 months ago
High-Level Modeling and Analysis of TCAS
In this paper, we demonstrate a high-level approach to modeling and analyzing complex safety-critical systems through a case study in the area of air traffic management. In partic...
Carolos Livadas, John Lygeros, Nancy A. Lynch