Sciweavers

897 search results - page 162 / 180
» System-Level Design for FPGAs
Sort
View
CODES
2006
IEEE
14 years 3 months ago
Accurate yet fast modeling of real-time communication
Accurate modeling of communication is a necessary part of system level design for real-time safety-critical applications. For efficient prediction of a system’s performance, Tra...
Gunar Schirner, Rainer Dömer
MODELS
2009
Springer
14 years 2 months ago
Teaching Modeling: Why, When, What?
This paper reports on a panel discussion held during the Educators’ Symposium at MODELS’2009. It shortly explains the context provided for the discussion and outlines the state...
Jean Bézivin, Robert France, Martin Gogolla...
RSP
1999
IEEE
160views Control Systems» more  RSP 1999»
14 years 2 months ago
Mixed Abstraction Level Hardware Synthesis from SDL for Rapid Prototyping
SDL is currently gaining interest as a system level specification language for HW/SW codesign. Automated synthesis of SDL in hardware so far had problems with its efficiency. The ...
Oliver Bringmann, Wolfgang Rosenstiel, Annette Mut...
CASES
2001
ACM
14 years 1 months ago
Patchable instruction ROM architecture
Increased systems level integration has meant the movement of many traditionally off chip components onto a single chip including a processor, instruction storage, data path, and ...
Timothy Sherwood, Brad Calder
CIA
2008
Springer
13 years 11 months ago
Towards an Open Negotiation Architecture for Heterogeneous Agents
This paper presents the design of an open architecture for heterogeneous negotiating agents. Both the system level architecture as well as the architecture for negotiating agents a...
Koen V. Hindriks, Catholijn M. Jonker, Dmytro Tykh...