Sciweavers

3340 search results - page 155 / 668
» Teaching networking hardware
Sort
View
104
Voted
IJCNN
2000
IEEE
15 years 8 months ago
Design and Evaluation of Neural Networks for Coin Recognition by Using GA and SA
In this paper, we propose a method to design a neural network(NN) by using a genetic algorithm(GA) and simulated annealing(SA). And also, in order to demonstrate the effectivenes...
Yasue Mitsukura, Minoru Fukumi, Norio Akamatsu
136
Voted
IJCNN
2000
IEEE
15 years 8 months ago
Simulation of a Digital Neuro-Chip for Spiking Neural Networks
: Conventional hardware platforms are far from reaching real-time simulation requirements of complex spiking neural networks (SNN). Therefore we designed an accelerator board with ...
Tim Schönauer, S. Atasoy, N. Mehrtash, Heinri...
GLOBECOM
2008
IEEE
15 years 10 months ago
Duty-Cycle Optimization in Unslotted 802.15.4 Wireless Sensor Networks
—We present a novel approach for minimizing the energy consumption of medium access control (MAC) protocols developed for duty-cycled wireless sensor networks (WSN) for the unslo...
Sinem Coleri Ergen, Carlo Fischione, Dimitri Maran...
140
Voted
FPL
2005
Springer
137views Hardware» more  FPL 2005»
15 years 9 months ago
Bitwise Optimised CAM for Network Intrusion Detection Systems
String pattern matching is a computationally expensive task, and when implemented in hardware, it can consume a large amount of resources for processing and storage. This paper pr...
Sherif Yusuf, Wayne Luk
ISPD
2004
ACM
150views Hardware» more  ISPD 2004»
15 years 9 months ago
Topology optimization of structured power/ground networks
This paper presents an efficient method for optimizing the design of power/ground (P/G) networks by using locally regular, globally irregular grids. The procedure divides the pow...
Jaskirat Singh, Sachin S. Sapatnekar