Sciweavers

2292 search results - page 88 / 459
» Techniques and tools for dynamic optimization
Sort
View
RTSS
1998
IEEE
14 years 14 days ago
Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors
The energy efficiency of systems-on-a-chip can be much improved if one were to vary the supply voltage dynamically at run time. In this paper we describe the synthesis of systems-...
Inki Hong, Gang Qu, Miodrag Potkonjak, Mani B. Sri...
PLDI
1994
ACM
14 years 8 days ago
Memory Access Coalescing: A technique for Eliminating Redundant memory Accesses
As microprocessor speeds increase, memory bandwidth is increasing y the performance bottleneck for microprocessors. This has occurred because innovation and technological improvem...
Jack W. Davidson, Sanjay Jinturkar
UIST
2003
ACM
14 years 1 months ago
GADGET: a toolkit for optimization-based approaches to interface and display generation
Recent work is beginning to reveal the potential of numerical optimization as an approach to generating interfaces and displays. Optimization-based approaches can often allow a mi...
James Fogarty, Scott E. Hudson
WSC
1998
13 years 9 months ago
Evaluation of Electronic Cash Threat Scenarios Using Micro Dynamic Simulation
This paper discusses the evaluation of the electronic cash counterfeit threat scenarios using micro dynamic simulation. This modeling technique provides information needed for the...
Kazuo J. Ezawa, Gregory Napiorkowski, Mariusz Koss...
MICRO
1995
IEEE
217views Hardware» more  MICRO 1995»
13 years 11 months ago
Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation
Exploitation ofinstruction-levelparallelism is an ejfective mechanism for improving the performance of modern super-scalar/VLIW processors. Various software techniques can be appl...
Jack W. Davidson, Sanjay Jinturkar