Sciweavers

1016 search results - page 104 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
LREC
2010
217views Education» more  LREC 2010»
13 years 10 months ago
The Dictionary of Italian Collocations: Design and Integration in an Online Learning Environment
In this paper, I introduce the DICI, an electronic dictionary of Italian collocations designed to support the acquisition of the collocational competence in learners of Italian as...
Stefania Spina
DAC
2000
ACM
14 years 10 months ago
Embedded hardware and software self-testing methodologies for processor cores
At-speed testing of GHz processors using external testers may not be technically and economically feasible. Hence, there is an emerging need for low-cost, high-quality self-test m...
Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, ...
OOPSLA
2010
Springer
13 years 7 months ago
Towards a tool-based development methodology for sense/compute/control applications
This poster presents a design language and a tool suite covering the development life-cycle of a Sense/Compute/Control (SCC) application. This language makes it possible to define...
Damien Cassou, Julien Bruneau, Julien Mercadal, Qu...
CORR
2010
Springer
121views Education» more  CORR 2010»
13 years 9 months ago
GNSS-based positioning: Attacks and Countermeasures
Increasing numbers of mobile computing devices, user-portable, or embedded in vehicles, cargo containers, or the physical space, need to be aware of their location in order to prov...
P. Papadimitratos, A. Jovanovic
VLSISP
2008
123views more  VLSISP 2008»
13 years 9 months ago
Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder
ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is a templatized coarse-grained reconfigurable processor architecture. It targets at embedded applications whic...
Bingfeng Mei, Bjorn De Sutter, Tom Vander Aa, M. W...