Sciweavers

1016 search results - page 129 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
JOCN
2010
70views more  JOCN 2010»
13 years 7 months ago
Optimizing Design Efficiency of Free Recall Events for fMRI
■ Free recall is a fundamental paradigm for studying memory retrieval in the context of minimal cue support. Accordingly, free recall has been extensively studied using behavior...
Ilke Öztekin, Nicole M. Long, David Badre
CHI
2005
ACM
14 years 9 months ago
Interaction design for literature-based discovery
Rapid growth in the scientific literature makes it increasingly difficult for scientists to keep abreast of findings outside their own narrowing fields of expertise. To help biome...
Meredith M. Skeels, Kiera Henning, Meliha Yetisgen...
LAWEB
2009
IEEE
14 years 3 months ago
Promoting Creative Design through Toolkits
—Computer science academics and professionals typically consider their contributions in terms of the algorithms, applications, and techniques that they develop. Yet equally impor...
Saul Greenberg
FMCAD
2006
Springer
14 years 19 days ago
Design for Verification of the PCI-X Bus
The importance of re-usable Intellectual Properties (IPs) cores is increasing due to the growing complexity of today's system-on-chip and the need for rapid prototyping. In th...
Haja Moinudeen, Ali Habibi, Sofiène Tahar
JPDC
2000
141views more  JPDC 2000»
13 years 8 months ago
A System for Evaluating Performance and Cost of SIMD Array Designs
: SIMD arrays are likely to become increasingly important as coprocessors in domain specific systems as architects continue to leverage RAM technology in their design. The problem ...
Martin C. Herbordt, Jade Cravy, Renoy Sam, Owais K...