Sciweavers

1016 search results - page 164 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
JEA
2006
90views more  JEA 2006»
13 years 8 months ago
Heuristics for estimating contact area of supports in layered manufacturing
Layered Manufacturing is a technology that allows physical prototypes of three-dimensional models to be built directly from their digital representation, as a stack of two-dimensi...
Ivaylo Ilinkin, Ravi Janardan, Michiel H. M. Smid,...
APIN
2004
127views more  APIN 2004»
13 years 8 months ago
CLSS: An Intelligent Crane Lorry Scheduling System
Companies that provide crane-lorry services are faced with the daily need to perform vehicle and driver allocation and scheduling. Many companies still do this manually due to the ...
Hon Wai Chun, Rebecca Y. M. Wong
TVLSI
2002
118views more  TVLSI 2002»
13 years 8 months ago
A microcoded elliptic curve processor using FPGA technology
The implementation of a microcoded elliptic curve processor using field-programmable gate array technology is described. This processor implements optimal normal basis field operat...
Philip Heng Wai Leong, Ivan K. H. Leung
IEICET
2007
90views more  IEICET 2007»
13 years 8 months ago
Multi-Point Simulated Annealing with Adaptive Neighborhood
—When SA is applied to continuous optimization problems, the design of the neighborhood used in SA becomes important. A lot of experiments are necessary to determine an appropria...
Keiko Ando, Mitsunori Miki, Tomoyuki Hiroyasu
TEC
2008
135views more  TEC 2008»
13 years 8 months ago
Evolving Output Codes for Multiclass Problems
In this paper, we propose an evolutionary approach to the design of output codes for multiclass pattern recognition problems. This approach has the advantage of taking into account...
Nicolás García-Pedrajas, Colin Fyfe