Sciweavers

1016 search results - page 31 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
IICAI
2007
13 years 9 months ago
Automated Test Generation from Models Based on Functional Software Specifications
The paper presents first results of a project that aims at building a model-based tool for functional testing of control software for passenger vehicles. The objective is that this...
Michael Esser, Peter Struss
ICST
2010
IEEE
13 years 6 months ago
Automated and Scalable T-wise Test Case Generation Strategies for Software Product Lines
Abstract—Software Product Lines (SPL) are difficult to validate due to combinatorics induced by variability across their features. This leads to combinatorial explosion of the n...
Gilles Perrouin, Sagar Sen, Jacques Klein, Benoit ...
FUIN
2007
147views more  FUIN 2007»
13 years 7 months ago
Privacy Preserving Database Generation for Database Application Testing
Testing of database applications is of great importance. Although various studies have been conducted to investigate testing techniques for database design, relatively few efforts ...
Xintao Wu, Yongge Wang, Songtao Guo, Yuliang Zheng
GLVLSI
2002
IEEE
136views VLSI» more  GLVLSI 2002»
14 years 18 days ago
Test generation for resistive opens in CMOS
This paper develops new techniques for detecting both stuck-open faults and resistive open faults, which result in increased delays along some paths. The improved detection of CMO...
Arun Krishnamachary, Jacob A. Abraham
ICCD
2004
IEEE
134views Hardware» more  ICCD 2004»
14 years 4 months ago
An Automatic Test Pattern Generation Framework for Combinational Threshold Logic Networks
— We propose an automatic test pattern generation (ATPG) framework for combinational threshold networks. The motivation behind this work lies in the fact that many emerging nanot...
Pallav Gupta, Rui Zhang, Niraj K. Jha