Sciweavers

1016 search results - page 46 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
DDECS
2008
IEEE
97views Hardware» more  DDECS 2008»
14 years 2 months ago
Incremental SAT Instance Generation for SAT-based ATPG
— Due to ever increasing design sizes more efficient tools for Automatic Test Pattern Generation (ATPG) are needed. Recently ATPG based on Boolean satisfiability (SAT) has been ...
Daniel Tille, Rolf Drechsler
ITC
1997
IEEE
100views Hardware» more  ITC 1997»
13 years 12 months ago
Signal Generation Using Periodic Single-and Multi-Bit Sigma-Delta Modulated Streams
Abstract- This paper describes a new method to generate analog signals with high precision at very low hardware complexity. This method consists in reproducing periodically a recor...
Benoit Dufort, Gordon W. Roberts
MTDT
2003
IEEE
105views Hardware» more  MTDT 2003»
14 years 29 days ago
A Testability-Driven Optimizer and Wrapper Generator for Embedded Memories
Memory cores (especially SRAM cores) used on a system chip usually come from a memory compiler. Commercial memory compilers have their limitation— a large memory may need to be ...
Rei-Fu Huang, Li-Ming Denq, Cheng-Wen Wu, Jin-Fu L...
JAL
1998
85views more  JAL 1998»
13 years 7 months ago
Isomorph-Free Exhaustive Generation
We describe a very general technique for generating families of combinatorial objects without isomorphs. It applies to almost any class of objects for which an inductive construct...
Brendan D. McKay
HICSS
2009
IEEE
145views Biometrics» more  HICSS 2009»
14 years 2 months ago
Automatic Web Services Generation
This paper discusses the design and implementation of a Service Generator Toolkit (SGT) that allows web services researchers to easily create large numbers of web services. When d...
Ernest Cho, Sam Chung, Daniel Zimmerman