Sciweavers

1016 search results - page 92 / 204
» Test Generation for Designs with On-Chip Clock Generators
Sort
View
ASPDAC
2001
ACM
112views Hardware» more  ASPDAC 2001»
14 years 21 days ago
Parameterized MAC unit implementation
Ethernet communication devices, such as adapter, hub, bridge and switch, all follow IEEE 802.3 standard protocol. We have designed and implemented an integrated 10/100 Mbps Etherne...
Ming-Chih Chen, Ing-Jer Huang, Chung-Ho Chen
ECMDAFA
2010
Springer
207views Hardware» more  ECMDAFA 2010»
14 years 1 months ago
An Automated Approach to Transform Use Cases into Activity Diagrams
Use cases are commonly used to structure and document requirements while UML activity diagrams are often used to visualize and formalize use cases, for example to support automated...
Tao Yue, Lionel C. Briand, Yvan Labiche
APSEC
2009
IEEE
13 years 6 months ago
A Formal Framework to Integrate Timed Security Rules within a TEFSM-Based System Specification
Abstract--Formal methods are very useful in software industry and are becoming of paramount importance in practical engineering techniques. They involve the design and the modeling...
Wissam Mallouli, Amel Mammar, Ana R. Cavalli
JAVA
1999
Springer
14 years 1 months ago
Design, Implementation, and Evaluation of Optimizations in a Just-in-Time Compiler
The Java language incurs a runtime overhead for exception checks and object accesses without an interior pointer in order to ensure safety. It also requires type inclusion test, d...
Kazuaki Ishizaki, Motohiro Kawahito, Toshiaki Yasu...
DSN
2009
IEEE
14 years 3 months ago
Low overhead Soft Error Mitigation techniques for high-performance and aggressive systems
The threat of soft error induced system failure in high performance computing systems has become more prominent, as we adopt ultra-deep submicron process technologies. In this pap...
Naga Durga Prasad Avirneni, Viswanathan Subramania...