6 search results - page 2 / 2 » Test-point insertion: scan paths through functional logic |
VTS
2002
IEEE
14 years 15 days ago
2002
IEEE
Parallel test application helps reduce the otherwise considerable test times in SOCs; yet its applicability is limited by average and peak power considerations. The typical test v...