Sciweavers

619 search results - page 101 / 124
» The Design and Implementation of a Certifying Compiler
Sort
View
PDCAT
2007
Springer
14 years 2 months ago
A Distributed Virtual Machine for Parallel Graph Reduction
We present the architecture of nreduce, a distributed virtual machine which uses parallel graph reduction to run programs across a set of computers. It executes code written in a ...
Peter M. Kelly, Paul D. Coddington, Andrew L. Wend...
VEE
2006
ACM
139views Virtualization» more  VEE 2006»
14 years 2 months ago
Vector LLVA: a virtual vector instruction set for media processing
We present Vector LLVA, a virtual instruction set architecture (VISA) that exposes extensive static information about vector parallelism while avoiding the use of hardware-speciļ¬...
Robert L. Bocchino Jr., Vikram S. Adve
HIPEAC
2005
Springer
14 years 2 months ago
Induction Variable Analysis with Delayed Abstractions
ions Sebastian Pop 1 , Albert Cohen 2 , and Georges-AndrĀ“e Silber 1 1 CRI, Mines Paris, Fontainebleau, France 2 ALCHEMY group, INRIA Futurs, Orsay, France Abstract. This paper pre...
Sebastian Pop, Albert Cohen, Georges-André ...
CD
2004
Springer
14 years 2 months ago
Dynamic Deployment of IIOP-Enabled Components in the JBoss Server
Abstract. JBoss is an extensible Java application server that aļ¬€ords remote access to EJB components via multiple protocols. Its IIOP module supports IIOP-enabled EJBs, which are...
Francisco Reverbel, Bill Burke, Marc Fleury
ESOP
1998
Springer
14 years 27 days ago
Mode-Automata: About Modes and States for Reactive Systems
Abstract. In the eld of reactive system programming, data ow synchronous languages like Lustre BCH+85,CHPP87 or Signal GBBG85 o er a syntax similar to block-diagrams, and can be e ...
Florence Maraninchi, Yann Rémond