Sciweavers

2424 search results - page 147 / 485
» The High Level Architecture for Simulations
Sort
View
EMSOFT
2004
Springer
15 years 9 months ago
Separation of concerns: overhead in modeling and efficient simulation techniques
Separating the description of important aspects of a design such as behavior and architecture, or computation and communication, may yield significant advantages in design time as...
Guang Yang 0004, Alberto L. Sangiovanni-Vincentell...
EUROPAR
2010
Springer
15 years 6 months ago
Thread Owned Block Cache: Managing Latency in Many-Core Architecture
Abstract. Shared last level cache is crucial to performance. However, multithread program model incurs serious contention in shared cache. In this paper, to reduce average cache ac...
Fenglong Song, Zhiyong Liu, Dongrui Fan, Hao Zhang...
147
Voted
FPL
1998
Springer
106views Hardware» more  FPL 1998»
15 years 10 months ago
Acceleration of Satisfiability Algorithms by Reconfigurable Hardware
Abstract. We present different architectures to solve Boolean satisfiability problems in instance-specific hardware. A simulation of these architectures shows that for examples fro...
Marco Platzner, Giovanni De Micheli
IM
1997
15 years 7 months ago
Customer Management and Control of Broadband VPN Services
We present an architecture for customer management and control of a broadband VPN service. The architecture is aimed at giving the VPN customer a high level of control over the tr...
Mun Choon Chan, Aurel A. Lazar, Rolf Stadler
DFT
1999
IEEE
125views VLSI» more  DFT 1999»
15 years 10 months ago
Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures
The inherent redundancy and in-the-field reconfiguration capabilities of field programmable gate arrays (FPGAs) provide alternatives to integrated circuit redundancy-based fault r...
John Lach, William H. Mangione-Smith, Miodrag Potk...