2424 search results - page 349 / 485 » The High Level Architecture for Simulations |
173
click to vote
CODES
2006
IEEE
15 years 10 months ago
2006
IEEE
During System on Chip (SoC) design, Network on Chip (NoC) prototyping is used for adapting NoC parameters to the application running on the chip. This prototyping is currently don...
179
click to vote
ICWN
2008
15 years 7 months ago
2008
In our previous work, a highly scalable and faulttolerant network architecture, the Progressive Multi-hop Rotational Clustered (PMRC) structure, is proposed for constructing large...
129
click to vote
CORR
2010
Springer
15 years 6 months ago
2010
Springer
We calculate median adiabatic times (in seconds) of a specific superconducting adiabatic quantum processor for an NP-hard Ising spin glass instance class with up to N = 128 binary ...
169
click to vote
IJIPT
2008
15 years 6 months ago
2008
Mobile ad-hoc networks (MANETs) are infrastructure-less networks where no central network management exists, composed of mobile nodes over wireless links. Network topology in MANE...
177
click to vote
PC
2010
15 years 4 months ago
2010
Graph component labelling, which is a subset of the general graph colouring problem, is a computationally expensive operation that is of importance in many applications and simula...