6271 search results - page 116 / 1255 » The RACE network architecture |
120
Voted
DSD
2008
IEEE
15 years 10 months ago
2008
IEEE
Although preliminary analysis frameworks point out the performance speed-ups achievable by on-chip networks with respect to state-of-the-art interconnects, the area concern remain...
125
click to vote
SENSYS
2006
ACM
15 years 10 months ago
2006
ACM
The problem of localization in wireless sensor networks where nodes do not use ranging hardware, remains a challenging problem, when considering the required location accuracy, en...
122
click to vote
SIMUTOOLS
2008
15 years 5 months ago
2008
This paper presents an OMNeT-based Framework to simulate large complex storage networks, with its corresponding underlying subsystems (I/O, Networking, etc.). With this Framework,...
132
click to vote
ESANN
2000
15 years 5 months ago
2000
A system for the automatic segmentation of fluorescence micrographs is presented. In a first step positions of fluorescent cells are detected by a fast learning neural network, whi...
135
click to vote
IPPS
2007
IEEE
15 years 10 months ago
2007
IEEE
The IBM Cyclops-64 (C64) chip employs a multithreaded architecture that integrates a large number of hardware thread units on a single chip. A cellular supercomputer is being deve...