Sciweavers

862 search results - page 142 / 173
» The amorphous FPGA architecture
Sort
View
MOBIHOC
2009
ACM
14 years 9 months ago
Demonstration of highly programmable downlink OFDMA (WiMax) transceivers for SDR systems
In this paper, we present the architecture of a highly configurable multi-input multi?output (MIMO) orthogonal frequency division multiple access (OFDMA) platform. The platform is...
Hamid Eslami, Gaurav Patel, Chitaranjan P. Sukumar...
ARC
2009
Springer
181views Hardware» more  ARC 2009»
14 years 3 months ago
CCproc: A Custom VLIW Cryptography Co-processor for Symmetric-Key Ciphers
Abstract. In this paper, we present CCProc, a flexible cryptography coprocessor for symmetric-key algorithms. Based on an extensive analysis of many symmetric-key ciphers, includi...
Dimitris Theodoropoulos, Alexandros Siskos, Dionis...
DDECS
2008
IEEE
146views Hardware» more  DDECS 2008»
14 years 2 months ago
Novel Hardware Implementation of Adaptive Median Filters
—A new FPGA implementation for adaptive median filters is proposed. Adaptive median filters exhibit better filtering properties than standard median filters; however, their i...
Zdenek Vasícek, Lukás Sekanina
ISCAS
2008
IEEE
127views Hardware» more  ISCAS 2008»
14 years 2 months ago
Compact ASIC implementation of the ICEBERG block cipher with concurrent error detection
— ICEBERG is a block cipher that has been recently proposed for security applications requiring efficient FPGA implementations. In this paper, we investigate a compact ASIC imple...
Huiju Cheng, Howard M. Heys
RTCSA
2008
IEEE
14 years 2 months ago
Concepts of Switching in the Time-Triggered Network-on-Chip
This paper presents the concepts of switching in the Time-Triggered Network-on-Chip (TTNoC), which is the communication subsystem of the Time-Triggered Systemon-Chip (TTSoC) archi...
Christian Paukovits, Hermann Kopetz