Sciweavers

3600 search results - page 665 / 720
» The settling-time reducibility ordering
Sort
View
RTCSA
1999
IEEE
14 years 1 months ago
A Symbolic Model Checker for Testing ASTRAL Real-Time Specifications
ASTRAL is a high-level formal specification language for real-time (infinite state) systems. It is provided with structuring mechanisms that allow one to build modularized specifi...
Zhe Dang, Richard A. Kemmerer
FPGA
1999
ACM
174views FPGA» more  FPGA 1999»
14 years 1 months ago
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
Peter Kollig, Bashir M. Al-Hashimi
HIPC
1999
Springer
14 years 1 months ago
Process Migration Effects on Memory Performance of Multiprocessor
Abstract. In this work we put into evidence how the memory performance of a WebServer machine may depend on the sharing induced by process migration. We considered a shared-bus sha...
Pierfrancesco Foglia, Roberto Giorgi, Cosimo Anton...
COOPIS
1998
IEEE
14 years 1 months ago
A Dynamic and Adaptive Cache Retrieval Scheme for Mobile Computing
Recent advances in wireless technologies have made the mobile computing a reality. In order to provide services of good quality to mobile users and improve the system performance,...
Wen-Chih Peng, Ming-Syan Chen
MMB
1999
Springer
249views Communications» more  MMB 1999»
14 years 1 months ago
A Development Platform for the Design and Optimization of Mobile Radio Networks
The rapidly increasing traffic demand from mobile users forces network operators and service providers to extend and optimize existing networks as well as to plan entirely new mo...
Jürgen Deissner, Gerhard Fettweis, Jörg ...