Sciweavers

3600 search results - page 74 / 720
» The settling-time reducibility ordering
Sort
View
ICASSP
2011
IEEE
14 years 9 months ago
Trading off communications bandwidth with accuracy in adaptive diffusion networks
In this paper, a novel algorithm for bandwidth reduction in adaptive distributed learning is introduced. We deal with diffusion networks, in which the nodes cooperate with each ot...
Symeon Chouvardas, Konstantinos Slavakis, Sergios ...
151
Voted
ICASSP
2011
IEEE
14 years 9 months ago
Using F0 to constrain the unit selection Viterbi network
The goal of the work described here is to limit the computation needed in unit selection Viterbi search for text-to-speech synthesis. The broader goal is to improve speech quality...
Alistair Conkie, Ann K. Syrdal
FPGA
2012
ACM
285views FPGA» more  FPGA 2012»
14 years 1 months ago
Optimizing SDRAM bandwidth for custom FPGA loop accelerators
Memory bandwidth is critical to achieving high performance in many FPGA applications. The bandwidth of SDRAM memories is, however, highly dependent upon the order in which address...
Samuel Bayliss, George A. Constantinides
ICASSP
2011
IEEE
14 years 9 months ago
Fast orthogonal decomposition of Volterra cubic kernels using oblique unfolding
Discrete-time Volterra modeling is a central topic in many application areas and a large class of nonlinear systems can be modeled using high-order Volterra series. The problem wi...
Rémy Boyer, Roland Badeau, Gérard Fa...
CVPR
2012
IEEE
13 years 8 months ago
Steerable part models
We describe a method for learning steerable deformable part models. Our models exploit the fact that part templates can be written as linear filter banks. We demonstrate that one...
Hamed Pirsiavash, Deva Ramanan