7311 search results - page 1261 / 1463 » Time in State Machines |
192
click to vote
TACAS
2001
Springer
15 years 10 months ago
2001
Springer
Multi-valued logics support the explicit modeling of uncertainty and disagreement by allowing additional truth values in the logic. Such logics can be used for verification of dyn...
159
click to vote
ATS
2000
IEEE
15 years 10 months ago
2000
IEEE
Testing of embedded cores is very difficult in SOC (system-on-a-chip), since the core user may not know the gate level implementation of the core, and the controllability and obse...
173
click to vote
EH
2000
IEEE
15 years 10 months ago
2000
IEEE
Reconfigurable chips are integrated circuits whose internal connections can be programmed by the user to attend a specific application. Field Programmable Gate Arrays (FPGAs) and ...
165
click to vote
INFOCOM
2000
IEEE
15 years 10 months ago
2000
IEEE
—An analytical framework for modeling the performance of a single TCP session in the presence of random packet loss is presented. A Markovian approach is developed that allows us...
153
click to vote
INFOCOM
2000
IEEE
15 years 10 months ago
2000
IEEE
Abstract—A challenging aspect of mobile communications consists in exploring ways in which the available run time of terminals can be maximized. In this paper, we present a detai...