Sciweavers

264 search results - page 15 / 53
» Transaction level modeling: an overview
Sort
View
DSD
2008
IEEE
124views Hardware» more  DSD 2008»
14 years 2 months ago
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level
This paper proposes a system-level cycle-based framework to model and design heterogeneous Multiprocessor Systems on-Chip (MPSoC), called GRAPES. The approach features flexibilit...
Matteo Monchiero, Gianluca Palermo, Cristina Silva...
ICASSP
2011
IEEE
13 years 4 days ago
Dart - a high level software-defined radio platform model for developing the run-time controller
Novel cognitive radio platforms such as IMECs COgnitive Baseband RAdio (COBRA) should ensure the feasibility of multiple streams and their reconfigurability and scalability durin...
Martin Palkovic, Jeroen Declerck, Praveen Raghavan...
JECR
2000
136views more  JECR 2000»
13 years 8 months ago
Modeling the Supply-Demand Interaction in Electronic Commerce: A Bi-Level Programming Approach
The purpose of this paper consists in establishing the model for the supply-demand interaction in the age of electronic commerce. First of all, the study uses the individual objec...
Daniel Y. Shee, Tzung-I Tang, Gwo-Hshiung Tzeng
ICECCS
2010
IEEE
196views Hardware» more  ICECCS 2010»
13 years 8 months ago
Implementing and Evaluating a Model Checker for Transactional Memory Systems
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
IADIS
2003
13 years 9 months ago
Enhance Opensst Protocol's Security with Smart Card
As an open source project, Open Simple Secure Transaction (OpenSST) protocol aims to be a secure and transactionoriented protocol for the unsecured network. At present a prototype...
Xinhua Zhang, Alexandre Dulaunoy, Christoph Meinel