Sciweavers

4116 search results - page 124 / 824
» Type Analysis for CHIP
Sort
View
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
14 years 2 months ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
TLDI
2005
ACM
102views Formal Methods» more  TLDI 2005»
14 years 2 months ago
An open and shut typecase
Two different ways of defining ad-hoc polymorphic operations commonly occur in programming languages. With the first form polymorphic operations are defined inductively on the...
Dimitrios Vytiniotis, Geoffrey Washburn, Stephanie...
BCSHCI
2007
13 years 10 months ago
ExpECT: an expanded error categorisation method for text input
This paper describes an empirical study on typing errors made by children during a text copy exercise. The literature on text input errors is first examined, focussing on studies ...
Akiyo Kano, Janet C. Read, Alan J. Dix, I. Scott M...
ITCC
2005
IEEE
14 years 2 months ago
ASIC Implementation of a Unified Hardware Architecture for Non-Key Based Cryptographic Hash Primitives
Hash algorithms are a class of cryptographic primitives used for fulfilling the requirements of integrity and authentication in cryptography. In this paper, we propose and present...
T. S. Ganesh, T. S. B. Sudarshan
ISVLSI
2003
IEEE
115views VLSI» more  ISVLSI 2003»
14 years 2 months ago
Getting High-Performance Silicon from System-Level Design
System-level design techniques promise a way to lessen the productivity gap between fabrication and design. Unfortunately, these techniques have been slow to catch on, in part bec...
W. Rhett Davis