Sciweavers

4116 search results - page 8 / 824
» Type Analysis for CHIP
Sort
View
CHES
2008
Springer
146views Cryptology» more  CHES 2008»
13 years 10 months ago
Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
Dynamically reconfigurable systems are known to have many advantages such as area and power reduction. The drawbacks of these systems are the reconfiguration delay and the overhead...
Nele Mentens, Benedikt Gierlichs, Ingrid Verbauwhe...
SAS
1997
Springer
14 years 22 days ago
Type-Directed Flow Analysis for Typed Intermediate Languages
Suresh Jagannathan, Stephen Weeks, Andrew K. Wrigh...
PLDI
1994
ACM
14 years 20 days ago
Type Analysis of Prolog Using Type Graphs
Pascal Van Hentenryck, Agostino Cortesi, Baudouin ...
GLVLSI
2006
IEEE
120views VLSI» more  GLVLSI 2006»
14 years 2 months ago
Sensitivity evaluation of global resonant H-tree clock distribution networks
A sensitivity analysis of resonant H-tree clock distribution networks is presented in this paper for a TSMC 0.18 μm CMOS technology. The analysis focuses on the effect of the dri...
Jonathan Rosenfeld, Eby G. Friedman