Sciweavers

720 search results - page 91 / 144
» Uniform Memory Hierarchies
Sort
View
ROBOCUP
1999
Springer
109views Robotics» more  ROBOCUP 1999»
15 years 8 months ago
Layered Reactive Planning in the IALP Team
The main ideas behind the implementation of the IALP RoboCup team are discussed: an agent architecture made of a hierarchy of behaviors, which can be combined to obtain different ...
Antonio Cisternino, Maria Simi
ISCA
1996
IEEE
103views Hardware» more  ISCA 1996»
15 years 8 months ago
Evaluation of Design Alternatives for a Multiprocessor Microprocessor
In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider ...
Basem A. Nayfeh, Lance Hammond, Kunle Olukotun
PDIS
1994
IEEE
15 years 8 months ago
An Economic Paradigm for Query Processing and Data Migration in Mariposa
Many new database applications require very large volumes of data. Mariposa is a data base system under construction at Berkeley responding to this need. Mariposa objects can be s...
Michael Stonebraker, Robert Devine, Marcel Kornack...
EUROPAR
2000
Springer
15 years 8 months ago
Cache Remapping to Improve the Performance of Tiled Algorithms
With the increasing processing power, the latency of the memory hierarchy becomes the stumbling block of many modern computer architectures. In order to speed-up the calculations, ...
Kristof Beyls, Erik H. D'Hollander
ICS
2000
Tsinghua U.
15 years 8 months ago
Fast greedy weighted fusion
Loop fusion is important to optimizing compilers because it is an important tool in managing the memory hierarchy. By fusing loops that use the same data elements, we can reduce t...
Ken Kennedy