Sciweavers

392 search results - page 25 / 79
» Vector Processing Support for FPGA-Oriented High Performance...
Sort
View
ICASSP
2011
IEEE
12 years 11 months ago
A high throughput parallel AVC/H.264 context-based adaptive binary arithmetic decoder
In this paper, based on the proposed parallelization scheme of binary arithmetic decoding, a parallel AVC/H.264 context-based adaptive binary arithmetic coding (CABAC) decoder wit...
Jia-Wei Liang, He-Yuan Lin, Gwo Giun Lee
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
14 years 24 days ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
MIDDLEWARE
2010
Springer
13 years 5 months ago
Kevlar: A Flexible Infrastructure for Wide-Area Collaborative Applications
Abstract. While Web Services ensure interoperability and extensibility for networked applications, they also complicate the deployment of highly collaborative systems, such as virt...
Qi Huang, Daniel A. Freedman, Ymir Vigfusson, Ken ...
ICASSP
2009
IEEE
14 years 2 months ago
Lattice-based MLLR for speaker recognition
Maximum-Likelihod Linear Regression (MLLR) transform coefficients have shown to be useful features for text-independent speaker recognition systems. These use MLLR coefficients ...
Marc Ferras, Claude Barras, Jean-Luc Gauvain
RSP
2006
IEEE
102views Control Systems» more  RSP 2006»
14 years 1 months ago
Rapid Resource-Constrained Hardware Performance Estimation
In a hardware-software co-design environment, an application is partitioned into modules. Each module is then mapped either to software or to hardware. The mapping process is driv...
Basant Kumar Dwivedi, Arun Kejariwal, M. Balakrish...