1399 search results - page 92 / 280 » Verification of Test Suites |
142
click to vote
ISVLSI
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper describes a technique for re-ordering of scan cells to minimize power dissipation that is also capable of reducing the area overhead of the circuit compared to a random...
144
click to vote
ICALT
2010
IEEE
15 years 5 months ago
2010
IEEE
In this study I use statistical Natural Language Processing and adapted Controlled Language methods to preprocess individual documents before they are used as source documents for ...
130
click to vote
BMCBI
2006
15 years 4 months ago
2006
Background: Biological databases and pathway knowledgebases are proliferating rapidly. We are developing software tools for computer-aided hypothesis design and evaluation, and we...
160
click to vote
SIGSOFT
2007
ACM
16 years 5 months ago
2007
ACM
Automated verification is a technique for establishing if certain properties, usually expressed in temporal logic, hold for a system model. The model can be defined using a high-l...
173
click to vote
PPOPP
2009
ACM
16 years 5 months ago
2009
ACM
This paper considers the problem of formal verification of MPI programs operating under a fixed test harness for safety properties without building verification models. In our app...