Sciweavers

1399 search results - page 98 / 280
» Verification of Test Suites
Sort
View
172
Voted
IFIP13
2004
15 years 6 months ago
Formal Verification and Validation of Interactive Systems Specifications
: This paper proposes a development process for interactive systems based both on verification and validation methods. Our approach is formal and use at first the B Method. We show...
Yamine Aït Ameur, Benoit Breholée, Pat...
ICIP
2010
IEEE
15 years 2 months ago
Towards computational models of kinship verification
We tackle the challenge of kinship verification using novel feature extraction and selection methods, automatically classifying pairs of face images as "related" or &quo...
Ruogu Fang, Kevin D. Tang, Noah Snavely, Tsuhan Ch...
184
Voted
CADE
2008
Springer
16 years 4 months ago
Exploring Model-Based Development for the Verification of Real-Time Java Code
Many safety- and security-critical systems are real-time systems and, as a result, tools and techniques for verifying real-time systems are extremely important. Simulation and test...
Niusha Hakimipour, Paul A. Strooper, Roger Duke
ISI
2005
Springer
15 years 10 months ago
Selective Fusion for Speaker Verification in Surveillance
This paper presents an improved speaker verification technique that is especially appropriate for surveillance scenarios. The main idea is a metalearning scheme aimed at improving ...
Yosef A. Solewicz, Moshe Koppel
133
Voted
UML
2004
Springer
15 years 10 months ago
System-on-Chip Verification Process Using UML
Abstract. In this paper, we propose a verification methodology for System-OnChip (SoC) design using Unified Modeling Language (UML). We introduce UML as a formal model to analyze a...
Qiang Zhu, Tsuneo Nakata, Masataka Mine, Kenichiro...