Sciweavers

1508 search results - page 222 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
TC
2008
13 years 9 months ago
An Availability-Aware Task Scheduling Strategy for Heterogeneous Systems
High availability is a key requirement in the design and development of heterogeneous systems, where processors operate at different speeds and are not continuously available for ...
Xiao Qin, Tao Xie 0004
SIGCOMM
2010
ACM
13 years 9 months ago
Caliper: a tool to generate precise and closed-loop traffic
Generating realistic and responsive traffic that reflects different network conditions is a challenging problem associated with performing valid experiments in network testbeds. I...
Monia Ghobadi, Martin Labrecque, Geoffrey Salmon, ...
ICCAD
2006
IEEE
129views Hardware» more  ICCAD 2006»
14 years 5 months ago
Energy budgeting for battery-powered sensors with a known task schedule
Battery-powered wireless sensors are severely constrained by the amount of the available energy. A method for computing the energy budget per sensing task can be a valuable design...
Daler N. Rakhmatov
ISCA
1994
IEEE
117views Hardware» more  ISCA 1994»
14 years 1 months ago
Evaluating Stream Buffers as a Secondary Cache Replacement
Today's commodity microprocessors require a low latency memory system to achieve high sustained performance. The conventional high-performance memory system provides fast dat...
Subbarao Palacharla, Richard E. Kessler
APSCC
2010
IEEE
13 years 7 months ago
A Multicore-Aware Runtime Architecture for Scalable Service Composition
Middleware for web service orchestration, such as runtime engines for executing business processes, workflows, or web service compositions, can easily become performance bottleneck...
Daniele Bonetta, Achille Peternier, Cesare Pautass...