Sciweavers

1508 search results - page 252 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
234
Voted
POPL
2003
ACM
16 years 4 months ago
Bitwidth aware global register allocation
Multimedia and network processing applications make extensive use of subword data. Since registers are capable of holding a full data word, when a subword variable is assigned a r...
Sriraman Tallam, Rajiv Gupta
143
Voted
RTAS
2009
IEEE
15 years 10 months ago
Adaptive Failover for Real-Time Middleware with Passive Replication
Supporting uninterrupted services for distributed soft real-time applications is hard in resource-constrained and dynamic environments, where processor or process failures and sys...
Jaiganesh Balasubramanian, Sumant Tambe, Chenyang ...
113
Voted
ISCA
2007
IEEE
130views Hardware» more  ISCA 2007»
15 years 10 months ago
Dynamic prediction of architectural vulnerability from microarchitectural state
Transient faults due to particle strikes are a key challenge in microprocessor design. Driven by exponentially increasing transistor counts, per-chip faults are a growing burden. ...
Kristen R. Walcott, Greg Humphreys, Sudhanva Gurum...
173
Voted
PODS
2002
ACM
168views Database» more  PODS 2002»
16 years 3 months ago
Conjunctive Selection Conditions in Main Memory
We consider the fundamental operation of applying a conjunction of selection conditions to a set of records. With large main memories available cheaply, systems may choose to keep...
Kenneth A. Ross
206
Voted
SIGMOD
2007
ACM
179views Database» more  SIGMOD 2007»
16 years 3 months ago
How to barter bits for chronons: compression and bandwidth trade offs for database scans
Two trends are converging to make the CPU cost of a table scan a more important component of database performance. First, table scans are becoming a larger fraction of the query p...
Allison L. Holloway, Vijayshankar Raman, Garret Sw...