Sciweavers

1508 search results - page 264 / 302
» Versatile Processor Design for Efficiency and High Performan...
Sort
View
NOCS
2007
IEEE
14 years 3 months ago
The Power of Priority: NoC Based Distributed Cache Coherency
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginos...
IEEEPACT
2008
IEEE
14 years 3 months ago
Leveraging on-chip networks for data cache migration in chip multiprocessors
Recently, chip multiprocessors (CMPs) have arisen as the de facto design for modern high-performance processors, with increasing core counts. An important property of CMPs is that...
Noel Eisley, Li-Shiuan Peh, Li Shang
WWW
2004
ACM
14 years 9 months ago
Accurate, scalable in-network identification of p2p traffic using application signatures
The ability to accurately identify the network traffic associated with different P2P applications is important to a broad range of network operations including application-specifi...
Subhabrata Sen, Oliver Spatscheck, Dongmei Wang
WWW
2006
ACM
14 years 9 months ago
Optimizing scoring functions and indexes for proximity search in type-annotated corpora
We introduce a new, powerful class of text proximity queries: find an instance of a given "answer type" (person, place, distance) near "selector" tokens matchi...
Soumen Chakrabarti, Kriti Puniyani, Sujatha Das
JSA
2000
116views more  JSA 2000»
13 years 8 months ago
Distributed vector architectures
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficientl...
Stefanos Kaxiras