Sciweavers

1000 search results - page 59 / 200
» Yield-Aware Cache Architectures
Sort
View
ACMMSP
2004
ACM
125views Hardware» more  ACMMSP 2004»
14 years 1 months ago
Improving trace cache hit rates using the sliding window fill mechanism and fill select table
As superscalar processors become increasingly wide, it is inevitable that the large set of instructions to be fetched every cycle will span multiple noncontiguous basic blocks. Th...
Muhammad Shaaban, Edward Mulrane
IPCCC
1999
IEEE
14 years 3 days ago
Management policies for non-volatile write caches
Many computer hardware and software architectures buffer data in memory to improve system performance. Volatile disk or file caches are sometimes used to delay the propagation of ...
Theodore R. Haining, Darrell D. E. Long
FPL
2000
Springer
143views Hardware» more  FPL 2000»
13 years 11 months ago
Memory Access Schemes for Configurable Processors
Abstract. This work discusses the Memory Architecture for Reconfigurable Computers (MARC), a scalable, device-independent memory interface that supports both irregular (via configu...
Holger Lange, Andreas Koch
CAISE
1999
Springer
14 years 3 days ago
Design of Object Caching in a CORBA OTM System
Abstract. CORBA Object Transaction Monitors (OTM) refer to a middleware technology that enable the building of transactional, objectoriented information systems running in distribu...
Thomas Sandholm, Stefan Tai, Dirk Slama, Eamon Wal...
HPCA
2004
IEEE
14 years 8 months ago
Improving Disk Throughput in Data-Intensive Servers
Low disk throughput is one of the main impediments to improving the performance of data-intensive servers. In this paper, we propose two management techniques for the disk control...
Enrique V. Carrera, Ricardo Bianchini