Sciweavers

1000 search results - page 8 / 200
» Yield-Aware Cache Architectures
Sort
View
CN
2008
162views more  CN 2008»
13 years 7 months ago
A cache-based internet protocol address lookup architecture
This paper proposes a novel Internet Protocol (IP) packet forwarding architecture for IP routers. This architecture is comprised of a non-blocking Multizone Pipelined Cache (MPC) ...
Soraya Kasnavi, Paul Berube, Vincent C. Gaudet, Jo...
FPGA
2006
ACM
100views FPGA» more  FPGA 2006»
13 years 11 months ago
A generic lookup cache architecture for network processing applications
Abstract-- In this paper, we introduce a novel architecture for constructing caches for lookup operations that are used in a variety of network processing applications. The disting...
Janardhan Singaraju, John A. Chandy
SRDS
1998
IEEE
13 years 12 months ago
Cache Injection on Bus Based Multiprocessors
Software-controlled cache prefetching and data forwarding are widely used techniques for tolerating memory latency in shared memory multiprocessors. However, some previous studies...
Aleksandar Milenkovic, Veljko M. Milutinovic
ISLPED
1997
ACM
130views Hardware» more  ISLPED 1997»
13 years 12 months ago
Analytical energy dissipation models for low-power caches
We present detailed analytical models for estimating the energy dissipation in conventional caches as well as low energy cache architectures. The analytical models use the run tim...
Milind B. Kamble, Kanad Ghose
EUROPAR
2000
Springer
13 years 11 months ago
Cache Remapping to Improve the Performance of Tiled Algorithms
With the increasing processing power, the latency of the memory hierarchy becomes the stumbling block of many modern computer architectures. In order to speed-up the calculations, ...
Kristof Beyls, Erik H. D'Hollander