Sciweavers

308 search results - page 23 / 62
» iCDMdt: Focused the Model Mapping and Performance Optimizati...
Sort
View
CONEXT
2007
ACM
13 years 12 months ago
On the cost of caching locator/ID mappings
Very recent activities in the IETF and in the Routing Research Group (RRG) of the IRTG focus on defining a new Internet architecture, in order to solve scalability issues related ...
Luigi Iannone, Olivier Bonaventure
ICCAD
2007
IEEE
88views Hardware» more  ICCAD 2007»
14 years 4 months ago
Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs
Abstract—Because of the today’s market demand for highperformance, high-density portable hand-held applications, electronic system design technology has shifted the focus from ...
Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa...
CF
2006
ACM
13 years 11 months ago
Landing openMP on cyclops-64: an efficient mapping of openMP to a many-core system-on-a-chip
This paper presents our experience mapping OpenMP parallel programming model to the IBM Cyclops-64 (C64) architecture. The C64 employs a many-core-on-a-chip design that integrates...
Juan del Cuvillo, Weirong Zhu, Guang R. Gao
EMSOFT
2008
Springer
13 years 9 months ago
On the interplay of dynamic voltage scaling and dynamic power management in real-time embedded applications
Dynamic Voltage Scaling (DVS) and Dynamic Power Management (DPM) are two popular techniques commonly employed to save energy in real-time embedded systems. DVS policies aim at red...
Vinay Devadas, Hakan Aydin
CODES
2008
IEEE
13 years 9 months ago
Software optimization for MPSoC: a mpeg-2 decoder case study
Using traditional software profiling to optimize embedded software in an MPSoC design is not reliable. With multiple processors running concurrently and programs interacting, trad...
Eric Cheung, Harry Hsieh, Felice Balarin